

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
10 January 2002 (10.01.2002)

PCT

(10) International Publication Number
WO 02/03442 A1(51) International Patent Classification⁷: **H01L 21/312**,
21/768House, Betts Way, London Road, Crawley, West Sussex
RH10 2GB (GB).

(21) International Application Number: PCT/JP01/05578

(74) Agent: **ITOH, Tadahiko**; 32nd Floor, Yebisu Garden
Place Tower, 20-3, Ebisu 4-chome, Shibuya-ku, Tokyo
150-6032 (JP).

(22) International Filing Date: 28 June 2001 (28.06.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
2000-199736 30 June 2000 (30.06.2000) JP(71) Applicant (for all designated States except US): **TOKYO
ELECTRON LIMITED** [JP/JP]; 3-6, Akasaka 5-Chome,
Minato-Ku, Tokyo 107-8481 (JP).


(72) Inventors; and

(75) Inventors/Applicants (for US only): **MAEKAWA,
Kaoru** [JP/JP]; c/o TOKYO ELECTRON LIMITED,
650, Mitsuzawa, Hosaka-Cho, Nirasaki-Shi, Yamanashi
407-0192 (JP). **HOSHINO, Satohiko** [JP/JP]; c/o TOKYO
ELECTRON LIMITED, 650, Mitsuzawa, Hosaka-Cho,
Nirasaki-Shi, Yamanashi 407-0192 (JP). **SUGIURA,
Masahito** [JP/JP]; c/o TOKYO ELECTRON LIMITED,
650, Mitsuzawa, Hosaka-Cho, Nirasaki-Shi, Yamanashi
407-0192 (JP). **ALLEGRETTI, Federica** [IT/GB]; c/o
TOKYO ELECTRON EUROPE LIMITED, Premiere(81) Designated States (national): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK,
SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA,
ZW.(84) Designated States (regional): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,
IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF,
CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).**Published:**

— with international search report

For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.

(54) Title: FABRICATION PROCESS OF A SEMICONDUCTOR DEVICE

(57) Abstract: A method of fabricating a semiconduc-
tor device includes the steps of forming a first insulation
film on a substrate by a spin-on process, applying a cur-
ing process to the first insulation film at a temperature
of 380 - 500 C over a duration of 5 - 180 seconds, and
forming a second insulation film on the first insulation
film by a spin-on process.

WO 02/03442 A1

DESCRIPTION

FABRICATION PROCESS OF A SEMICONDUCTOR DEVICE

BACKGROUND ART

5 The present invention generally relates to semiconductor devices and more particularly to a fabrication process of a semiconductor device having a multilayer interconnection structure that uses a low-dielectric organic spin-on insulation film for an
10 interlayer insulation film.

 With the progress in the art of high-resolution lithography, leading-edge semiconductor integrated circuit devices of these days include enormous number of semiconductor devices on a
15 substrate. In such advanced semiconductor integrated circuit devices, the use of a single interconnection layer is not sufficient for interconnecting the semiconductor devices on the substrate, and it is practiced to provide a multilayer interconnection
20 structure on the substrate, wherein a multilayer interconnection structure includes a plurality of interconnection layers stacked with each other with intervening interlayer insulating films.

 Particularly, there is an intensive effort
25 made with regard to the so-called dual-damascene process in the art of multilayer interconnection structure in which a typical dual-damascene process includes the steps of forming grooves and contact holes in an interlayer insulating film in
30 correspondence to the interconnection patterns to be formed, and filling the grooves and the contact holes by a conducting material to form the desired interconnection pattern.

While there exist various modifications in the dual-damascene process, the processes in FIGS.1A - 1F represent a typical conventional dual-damascene process used for forming a multilayer interconnection structure.

Referring to FIG.1A, a Si substrate 10, carrying thereon various semiconductor device elements such as MOS (Metal-Oxide-Silicon) transistors not illustrated, is covered by an interlayer insulating film 11 such as a CVD (Chemical Vapor Deposition)-SiO₂ film, and the interlayer insulating film 11 carries thereon an interconnection pattern 12A. It should be noted that the interconnection pattern 12A is embedded in a next interlayer insulating film 12B formed on the interlayer insulating film 11, and an etching stopper film 13 of SiN, and the like, is provided so as to cover the interconnection pattern 12A and the interlayer insulating film 12B forming an interconnection layer 12. The etching stopper film 13, in turn, is covered by another interlayer insulating film 14, and the interlayer insulating film 14 is covered by another etching stopper film 15.

In the illustrated example, there is a further interlayer insulating film 16 formed on the etching stopper film 15, and the interlayer insulating film 16 is covered by a next etching stopper film 17. The etching stopper films 15 and 17 are also called as "hard mask."

In the step of FIG.1A, a resist pattern 18 is formed on the etching stopper film 17 with a resist opening 18A formed in correspondence to a desired contact hole by a photolithographic

patterning process, and the etching stopper film 17 is removed by a dry etching process while using the resist pattern 18 as a mask. As a result, there is formed an opening corresponding to the desired
5 contact hole in the etching stopper film 17.

Next, in the step of FIG.1B, the interlayer insulating film 16 underlying the etching stopper film 17 is subjected to a reactive ion etching (RIE) process, and an opening 16A is formed in the
10 interlayer insulating film 16 in correspondence to the desired contact hole. Further, the resist pattern is removed. In the case the interlayer insulation film 16 is an organic film, the resist pattern is removed simultaneously to the step of etching the
15 interlayer insulation film 16 to form the contact hole 16A.

Next, in the step of FIG.1C, a resist film 19 is formed on the structure of FIG.1B, and the resist film 19 is patterned subsequently in the step
20 of FIG.1D by a photolithographic patterning process so as to form a resist opening 19A corresponding to a desired interconnection pattern. As a result of the formation of the resist opening 19A, the opening 16A in the interlayer insulating film 16 is exposed.

25 In the step of FIG.1D, the etchings stopper film 17 exposed by the resist opening 19A and the etching stopper film 15 exposed at the bottom of the opening 16A are removed by a dry etching process while using the resist film 19 as a mask, and the
30 interlayer insulating film 16 and the interlayer insulating film 14 are patterned simultaneously in the step of FIG.1E. As a result of the patterning, there is formed a opening 14A corresponding to the

desired interconnection groove in the interlayer insulating film 16. The opening 16B is formed so as to include the opening 16A.

Next, in the step of FIG.1F, the etching stopper film 13 exposed at the contact hole 14A is removed by an RIE process, causing exposure of the interconnection pattern 12A. After this, the interconnection groove 16A and the opening 14A are filled with a conductor layer such as an Al layer or a Cu layer, wherein the conductor layer is subsequently subjected to a chemical mechanical polishing (CMP) process, to form an interconnection pattern 20 in electrical contact with the underlying interconnection pattern 12A via the contact hole 14A. Interconnection patterns of third and fourth layers can be formed similarly by repeating the foregoing process steps.

Meanwhile, conventional semiconductor device has achieved large integration density and high performance by miniaturizing the design rule. However, the use of strict design rule invites the problem of increased interconnection resistance and inter-wiring capacitance, and there is emerging a situation in which further improvement of performance is difficult as long as conventional interconnection material is used. Thus, investigations are being made these days with regard to the use of low-resistance Cu for the interconnection material and further with regard to the use of low-dielectric material for the interlayer insulation film so as to reduce the interconnection capacitance.

Particularly, recent advanced semiconductor integrated circuits tend to construct the multilayer

interconnection structure by using Cu having a characteristically low resistance as the material of the interconnection pattern in place of conventionally used Al, in combination with a low-dielectric interlayer insulation film, by way of a damascene process.

In view of the fact that the dual damascene process explained before includes a CMP process, the low-dielectric material used in such a dual damascene process is required to have an excellent mechanical property with regard to shear and compressive stress, and hence adhesion, in addition to the required small inter-wiring capacitance. This mechanical strength is one of the most important factors required for a low-dielectric insulation film used in a dual damascene process.

In the event SiO_2 or BPSG is used for the interlayer insulating film as in the case of conventional multilayer interconnection structures, it should be noted that the specific dielectric constant of the interlayer insulating film generally takes a value of 4 - 5. This value of the specific dielectric constant can be reduced to 3.3 - 3.6 by using a F (fluorine)-doped SiO_2 film called FSG. Further, the value of the specific dielectric constant can be reduced 2.9 - 3.1 by using an SiO_2 film having a Si-H group in the structure thereof such as an HSQ (hydrogen silsesquioxane) film. Further, the use of an organic SOG or organic insulating film is proposed. In the case an organic SOG is used, it becomes possible to reduce the specific dielectric constant to below 3.0. Further, the use of an organic insulating film can realize a

still lower specific dielectric constant of about 2.7.

These low-dielectric interlayer insulation films of organic family can be formed either by a pyrolytic CVD process or a plasma CVD process or a spin-on process, wherein the spin-on process has a distinct advantage of large degree of freedom in choosing the solution forming the insulating material over the CVD process, in addition to the advantage of large throughput.

Normally, a spin-coating process starts with a step of setting a silicon substrate on a spin coater and causing a solution to form a film of the low-dielectric interlayer insulation material of organic family on the silicon substrate while spinning the substrate. The silicon substrate is then subjected to a drying process for evaporating the solvent from the film, and a curing process is applied in a heat treatment apparatus, which may be selected from a hot plate, a furnace or a lamp according to the need. As a result of the final thermal curing process, a solvent-insoluble, highly cross-linked insulation film is obtained.

In the case of forming a multilayer interconnection structure by a dual damascene process while using low-resistance Cu, it is important to use a CMP process in view of the difficulty of applying a dry etching process to Cu. In relation to the use of the CMP process, there arises a problem, particularly when an organic insulation film is used, in that the organic insulation film has a poor adhesion characteristic.

DISCLOSURE OF THE INVENTION

Accordingly, it is a general object of the present invention to provide a novel and useful fabrication process of a semiconductor device wherein the foregoing problems are eliminated.

5 Another and more specific object of the present invention is to improve the adhesion of a spin-on interlayer insulation film of an organic insulating material used in a multilayer interconnection structure.

10 Another object of the present invention is to provide a method of fabricating a semiconductor device, comprising the steps of:

 forming a first insulation film on a substrate by a spin-on process;

15 applying a curing process to said first insulation film at a temperature of 380 - 500°C over a duration of 5 - 180 seconds; and

 forming a second insulation film on said first insulation film by a spin-on process.

20 Another object of the present invention is to provide a method of fabricating a semiconductor device, comprising the steps of:

 forming a first insulation film on a substrate by a spin-on process;

25 applying a curing process to said first insulation film at a temperature of 380 - 500°C over a duration of 5 - 180 seconds;

 forming a second insulation film on said first insulation film by a spin-on process;

30 patterning said second insulation film to form an opening therein; and

 etching said first insulation film while using said second insulation film as a mask.

According to the present invention, the adhesion of the low-dielectric organic insulation film of aromatic group is improved by optimizing the curing condition. Thus, by using such an organic insulation film in a multilayer interconnection structure, the yield of the semiconductor device production is improved even though the multilayer interconnection structure is formed by a damascene process that uses a CMP process. By using the organic insulation film of the present invention, it becomes possible to reduce the overall dielectric constant of the multilayer interconnection structure, and the operational speed of the semiconductor device is improved.

Other objects and further features of the present invention will become apparent from the following detailed description when read in conjunction with the attached drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS.1A - 1F are diagrams showing a conventional process for forming a multilayer interconnection structure;

FIG.2 is a diagram showing the relationship between the condition of initial baking and a tensile strength of a low-dielectric organic insulation film of aromatic group;

FIGS.3A - 3F are diagrams showing conventional process steps;

FIGS.4A - 4G are diagrams showing the principle of the present invention;

FIGS.5A - 5F are diagrams showing the fabrication process of a semiconductor device

according to a first embodiment of the present invention; and

FIGS.6A - 6E are diagrams showing the fabrication process of a semiconductor device according to a second embodiment of the present invention.

BEST MODE FOR IMPLEMENTING THE INVENTION

[PRINCIPLE]

10 Hereinafter, the experiments conducted by the inventor of the present invention and constituting the foundation of the present invention will be explained.

In the experiments, an adhesion test was
15 conducted on a stacked film structure including spin-on low-dielectric organic insulation films of aromatic group. Generally, "SiLK" (tradename of Dow Corning, Inc.) or "FLARE" (tradename of Honeywell, Inc.) are well known as low-dielectric organic
20 insulation film of aromatic group. Conventionally, a spin-on film is subjected to a baking process for evaporating solvents, followed by a full curing process in a heat treatment apparatus such as hot plate or furnace or lamp, until the film undergoes a
25 full curing.

Hereinafter, the phrase "initial baking" is used to indicate the baking process conducted after formation of a first spin-on insulation film by a spin-on process, while the phrase "initial curing" is
30 used to indicate the curing process applied after the initial baking process. Further, the phrase "subsequent baking" is used to indicate the baking process conducted after formation of a second spin-on

insulation film by a spin-on process, while the phrase "subsequent curing" is used to indicate the curing process conducted after the subsequent baking process.

5

TEST-1 (conventional)

A solution of an organic insulation film of aromatic group is applied on a Si substrate as a first insulation film by using a spin coater, and an
10 initial baking process is applied thereto. Further, an initial curing process is applied in a heat treatment apparatus at 400°C for 30 minutes. As a result, an organic insulation film of aromatic group is formed on the Si substrate with a specific
15 dielectric constant of 2.65 as the first insulation film.

Next, a solution of a commercially available spin-on insulating film (organic SOG) is applied on the first insulation film thus formed, and
20 a subsequent baking process is conducted. Further, a subsequent curing process is conducted at 400°C for 30 minutes in a heat treatment apparatus. As a result, an SiNCH film is formed on the first insulation film as the second insulation film.

25

TEST-2

A process similar to the process of TEST-1 was conducted except that the duration of the initial curing process applied to the first insulation film
30 is changed. More specifically, the initial curing process of the first insulation film was conducted in a heat treatment apparatus at 400°C for 90 seconds.

PEEL TEST

The multilayer film structure thus obtained by the TEST-1 or TEST-2 was subjected to a tensile test for obtaining the strength of adhesion between the first insulation film and the second insulation film. The tensile test was conducted by attaching the tip end of an aluminum pin to the second insulation film by an epoxy resin and pulling the pin after the epoxy resin is cured. FIG.2 shows the result of the adhesion test.

As can be seen from FIG.2, the strength of adhesion is increased when the initial curing process of the first insulation film is conducted under a condition that provides only insufficient curing. While FIG.2 represents the result obtained for the case in which the first insulation film is formed of an organic insulation film of aromatic group and the second insulation film is formed of SiNCH, a similar result was obtained also in the case the first insulation film is formed of an organic insulation film of aromatic group and the second insulation film is formed of an SiOCH film derived from a generally available organic silane material. Further, a similar result was obtained in the case the first insulation film is formed of an organic insulation film of aromatic group and the second insulation film is formed of an HSQ (hydrogen silsesquioxane) film or an organic insulation film of aromatic group.

FIGS.3A - 3F show the conventional process of stacking spin-on insulation films.

According to the conventional process, a solution containing a target organic insulating material is applied on a Si substrate 20 by a spin

coating process in the step of FIG.3A and an initial baking process is conducted in the step of FIG.3B so as to evaporate the solvent.

Next, in the step of FIG.3C, an initial
5 curing process is applied so as to cure the target material completely, and a fully cured film 21 of the target material is formed on the Si substrate 20. Most of the organic films used for forming a multilayer interconnection structure has the nature
10 of thermosetting resin, and the baking process for removing the solvent and the curing process thereafter is sufficient to cause a full curing in the first insulation film.

Next, in the step of FIG.3D, the second
15 insulation film 22 is applied, and after conducting a subsequent baking process in the step of FIG.3E, a subsequent curing process is conducted in the step of FIG.3F and a fully cured layered structure of the layers 21 and 22 is obtained.

20 FIG.4A - 4F shows the process of the present invention, which is based on the discovery of FIG.2.

The result of FIG.2 for the TEST-2 clearly indicates that a far better adhesion is achieved
25 between the insulation films 21 and 22 when the initial curing process of the first insulation film 21 is conducted with thermal energy lower than the thermal energy used in the corresponding initial curing process in the experiment of TEST-1. This
30 means that the degree of curing of the first insulation film 21 after the initial curing process in the TEST-2 would be smaller than the degree of curing achieved in the TEST-1 during the initial

curing process, in which no second insulation film 22 is formed on the first insulation film 21. It should be noted that the initial curing process was conducted at 400°C over the duration of 30 minutes in the experiment of TEST-1, while the initial curing process was conducted at the same temperature over the duration of only 90 seconds in the experiment of TEST-2.

Thus, after the step of FIG.4A corresponding to the step of FIG.3A, the first insulation film 21 of the organic insulation film of aromatic group was subjected to an initial curing process in the step of FIG.4B with lower thermal energy. Thus, the first insulation film 21 is cured only partially, and there are left a number of unreacted sites in the first insulation film 21 when the initial curing process of FIG.4B is completed.

After the step of FIG.4B, the second insulation film 22 is applied on the first insulation film 21 in the step of FIG.4C and a subsequent baking process is conducted in the step of FIG.4D. Further, by conducting a subsequent curing process in the step of FIG.4E, the unreacted sites in the top part of the first insulation film 21 and the reacted sites existing at the bottom part of the second insulation film 22 cause a reaction, and there is formed an intermixing layer 28 at the interface between the first and second insulation films 21 and 22 as represented in FIG.4F or FIG.4G, wherein FIG.4G shows an enlarged view of FIG.4F. By conducting the subsequent curing process with increased thermal energy, a stacked structure formed of fully cured films 21 and 22 is obtained.

According to the process of FIGS.4A - 4E, the adhesion between the films 21 and 22 is improved.

Thus, the present invention achieves the desired improvement of adhesion between organic
5 insulation films constituting a stacked insulation structure by causing to form the intermixing layer 28 by controlling the condition of the initial curing process of the first insulation film 21. Thereby, it should be noted that the present invention is not
10 limited to the case in which the first insulation film 21 is formed of an organic insulation film of aromatic group and the second insulation film is formed of an SiNCH film, but is applicable also to the case in which the first insulation film 21 is
15 formed of any of an SiNCH film, an SiOCH film, an organic SOG film, or an HSQ film. Further, the second insulation film 22 may be formed of any of an SiNCH film, an organic insulation film or aromatic group, an SiOCH film, an organic SOG film, or an HSQ film.

20 Further, a similar result is obtained also in the case there is already formed an interconnection pattern on a substrate.

From the result of the foregoing peeling test, it is concluded that the initial curing process
25 of the first insulation film 21 should be conducted preferably at a temperature between 380 - 500°C over a duration of 5 - 180 seconds, more preferably at a temperature between 380 - 500°C over a duration of 10 - 150 seconds, most preferably at a temperature of
30 400 - 470°C over a duration of 10 - 150 seconds. Thereby, the upper limit temperature of the initial curing process of the first insulation film 21 is determined from the requirement that there should

occur no chemical reaction between the first and second layers when forming the second insulation film 22 except for the reaction that forms the intermixing layer 28. With regard to the duration of the curing process, the duration less than 5 seconds is not suitable for a curing process, while a duration larger than 180 seconds does not provide the desired improvement of the adhesion. Of course, this duration depends on the temperature used for the drying process.

[FIRST EMBODIMENT]

FIGS. 5A - 5F show the fabrication process of a semiconductor device having a multilayer interconnection structure according to a first embodiment of the present invention, wherein those parts corresponding to the parts described previously are designated by the same reference numerals and the description thereof will be omitted.

Referring to FIG. 5A, the multilayer interconnection structure is constructed on the Si substrate 10 carrying thereon the Cu interconnection pattern 12A via the intervening insulation film 11, wherein the Cu interconnection pattern 12A is embedded in the interlayer insulation film 12B.

On the interlayer insulation film 12, there is provided an etching stopper film 23 of SiOCH by a spin-coating process of a commercially available polysilane film in place of the conventional etching stopper film 13 of SiN, and an interlayer insulation film 24 of a low-dielectric organic insulation material of aromatic group is formed on the etching stopper film 23 by a spin-coating process. Further,

an etching stopper film 25 of SiOCH is formed on the interlayer insulation film 24 by a spin-coating process of an organic SOG film, and an interlayer insulation film 26 of a low-dielectric organic
5 insulation material of aromatic group is formed further on the etching stopper film 25 by a spin-coating process. On the interlayer insulation film 26, an etching stopper film 27 of SiNCH is formed by a spin-coating process.

10 Each time the any of the layers 23 - 27 is formed by a spin-coating process in the step of FIG.5A, an initial baking process and an initial curing process are applied consecutively, wherein the initial curing process is conducted at 400°C for 90
15 seconds in view of the discovery of FIG.2. Further, after the layered structure including the layers 23 - 27 is thus formed, the subsequent curing process is conducted at 400°C for 30 minutes such that each of the films 23 - 27 undergoes full curing.

20 Next, in the step of FIG.5B, the SiN film 27 is subjected to a dry etching process while using the resist pattern 18 as a mask, and an opening is formed in the SiNCH film 27 in correspondence to the resist opening 18A. It should be noted that the
25 resist opening 18A corresponds to the contact hole to be formed in the multilayer interconnection structure. Further, the resist pattern 18 is removed and the low-dielectric organic insulation film 26 underneath the SiNCH film 27 is subjected to a dry etching
30 process to form an opening 26A in correspondence to the resist opening 18A.

Next, in the step of FIG.5C, the resist film 19 is formed newly on the structure of FIG.5B

and the resist film 19 is subjected to a photolithographic patterning process in the step of FIG.5D, to form a resist opening 19A in correspondence to the interconnection groove to be formed in the multilayer interconnection structure.

After the resist opening 19A is formed, the SiNCH film 27 and the opening 26A are exposed. Further, the SiOCH insulation film 26 is exposed. Further, the SiNCH film 25 is exposed at the bottom of the opening 26A.

Next, in the step of FIG.5E, the SiNCH film 27 exposed at the bottom of the opening 26A. By conducting the dry etching process, the SiOCH film 25 exposed at the bottom of the opening 26A is removed simultaneously, and the interlayer insulation film 24 is exposed.

Further, in the step of FIG.5E, a dry etching process is applied to the structure thus obtained and there is formed an opening 26B in the interlayer insulation film 26 in correspondence to the resist opening 19A and hence the interconnection groove to be formed. It should be noted thereby that the opening 26B is formed so as to include the opening 26A. Simultaneously to the formation of the interlayer insulation film 24 in correspondence to the opening 26A and hence the contact hole to be formed.

Further, in the step of FIG.5F, the SiNCH film 27 on the interlayer insulation film 26, the SiOCH film 25 exposed at the opening 26B and the SiOCH film 23 exposed at the opening 24A are removed by conducting a dry etching process, and the desired

multilayer interconnection structure is obtained by filling the interconnection groove provided by the opening 26B and the contact hole provided by the opening 24A by a conductive layer of Cu.

5 For the interlayer insulation films 24 and 26, it is possible to use an SiNCH film, an SiOCH film, an HSQ film such as an SiOH film, or an organic SOG film. Further, the etching stopper films 23, 25 and 27 may be formed of a low-dielectric organic
10 insulation film, an HSQ film such as an SiOH film or an organic SOG film. The multilayer interconnection structure of the present invention can reduce the overall dielectric constant and contributes to the improvement of operational speed of the semiconductor
15 device.

[FIRST COMPARATIVE EXPERIMENT]

In the first comparative experiment, a multilayer interconnection structure similar to the
20 structure of the first embodiment was formed according to the process similar to that of FIGS.5A - 5F except that the initial curing process was conducted at the temperature of 400°C over the duration of 30 minutes.

25 The evaluation over the multilayer interconnection structure of this comparative experiment will be made later.

[SECOND EMBODIMENT]

30 FIGS.6A - 6E are diagrams showing the fabrication process of a semiconductor device having a multilayer interconnection structure according to the second embodiment of the present invention,

- 19 -

WO 02/03442

wherein those parts corresponding to the parts described previously are designated by the same reference numerals and the description thereof will be omitted. The multilayer interconnection structure of the present embodiment uses a so-called dual-hard mask construction.

Referring to FIG. 6A, the multilayer interconnection structure is constructed on the Si substrate 10 carrying thereon the multilayer pattern 12A via the intervening insulation film 11, wherein the Cu interconnection pattern 12A is embedded in the interlayer insulation film 12.

On the interlayer insulation film 12, the etching stopper film 23 of SiOCH is formed by a spin-coating process, and the interlayer insulation film 24 of a low-dielectric organic insulation material of aromatic group is formed on the etching stopper film 12 by a spin-coating process. Further, an etching stopper film 30 of SiOCH is formed on the interlayer insulation film 24 by a spin-coating process, and the organic insulation material of aromatic group is formed further on the etching stopper film 30 by a spin-coating process. On the interlayer insulation film 26, an etching stopper film 31 of SiOCH and an SiO₂ film 32 are formed consecutively by a spin-coating process. The etching stopper films 31 and 32 constitute a so-called dual-hard mask structure.

Each time the any of the layers 23, 24, 26, 30 and 31 is formed by a spin-coating process and an initial curing process are applied consecutively, wherein the initial curing process is conducted at

400°C for 90 seconds in view of the discovery of FIG.2. Further, after the layered structure including the layers 23, 24, 26, 30 and 31 is thus formed, the subsequent curing process is conducted at 400°C for
5 30 minutes such that each of the films undergoes full curing.

In the step of FIG.6A, the resist film 18 is provided on the SiO₂ film 32 in the step of FIG.6A, wherein the resist film 18 includes the resist
10 opening 18A exposing the SiO₂ film 32, and there is formed an opening through the SiO₂ layer 32 in correspondence to the resist opening 18A so as to expose the SiOCH layer 31.

Next, in the step of FIG.6B, the SiOCH film
15 31 is patterned and there is formed an opening 31A in correspondence to the resist opening film 18A such that the opening 31A exposes the interlayer insulation film 26. Further, the resist film 18 is removed and another resist film 19 is provided with a
20 resist opening 19A corresponding to the desired interconnection groove, and the SiO₂ film 32 is patterned in the step of FIG.6C while using the resist film 19 as a mask. As a result, there is formed an opening 32A in the SiO₂ film 32 in
25 correspondence to the resist opening 19A, and hence in correspondence to the desired interconnection groove, such that the opening 32A exposes the SiOCH film 31.

During the step of patterning the SiO₂ film
30 32 in the step of FIG.6C, the exposed part of the interlayer insulation film 26 is patterned simultaneously, and there is formed an opening 26A in the interlayer insulation film 26 in correspondence

to the opening 31A such that the opening 26A exposes the SiOCH film 30. In this process, it should be noted that the SiOCH film 31 acts as hard mask.

Next, in the step of FIG.6D, the SiOCH film
5 32 exposed at the opening 32A and the SiOCH film 30 exposed at the opening 26A are patterned simultaneously, such that the interlayer insulation film 26 is exposed at the opening 32A and the interlayer insulation film 24 is exposed at the
10 opening 26A.

Next, in the step of FIG.6E, the SiO₂ film 32 remaining on the SiOCH film 31 is removed, and the interlayer insulation film 26 exposed at the opening 32A is removed together with the interlayer
15 insulation film 24 exposed at the opening 26A. As a result, an opening 26B is formed in the interlayer insulation film 26 in correspondence to the opening 32A, and hence in correspondence to the desired interconnection pattern, simultaneously with an
20 opening 24A formed in the interlayer insulation film 24 in correspondence to the opening 26A.

By removing the remaining SiOCH film 23 and filling the openings 24A and 26B by Cu, the desired multilayer interconnection pattern is formed on the
25 Si substrate 10.

In the present embodiment, it is possible to use any of an SiNCH film, an SiOCH film, an HSQ film such as an SiOH film or an organic SOG film for the interlayer insulation films 24 and 26. Further,
30 it is possible to use a low-dielectric organic insulation film, an SiNCH film, an HSQ film such as an SiOH film, or an organic SOG film for the etching stopper films 23, 30 and 31.

The multilayer interconnection structure of the present embodiment is characterized by a small overall dielectric constant and contributes to the improvement of operational speed of the semiconductor device.

[SECOND COMPARATIVE EXPERIMENT]

In a second comparative experiment, a multilayer interconnection structure similar to the multilayer interconnection structure of the second embodiment was prepared while conducting the initial curing process at 400°C for 30 minutes each time the spin-on layers 23 - 31 are formed after the initial baking process.

The evaluation of the second comparative experiment will be made below.

[CMP TEST]

The inventor of the present invention has conducted experiments for removing a Cu layer deposited on the multilayer interconnection structures of the first and second embodiments by a CMP process. Further, the inventor has conducted experiments for removing a Cu layer from the multilayer interconnection structures of the first and second comparative experiments, also by conducting a CMP process.

According to the experiments, it was confirmed that no cracking or peeling of interlayer insulation film occurs in the multilayer interconnection structures of the first and second embodiments of the present invention, while occurrence of peeling of interlayer insulation film

was observed in the multilayer interconnection structures of the first and second comparative experiments.

Summarizing above, the present invention
5 improves the adhesion of spin-on, low-dielectric interlayer insulation films forming a multilayer interconnection structure, by optimizing the condition of the initial curing process.

Further, the present invention is not
10 limited to the embodiments described heretofore, but various variations and modifications may be made without departing from the scope of the invention.

INDUSTRIAL APPLICABILITY

15 According to the present invention, adhesion of spin-on, low-dielectric interlayer insulation films forming a multilayer interconnection structure is improved by optimizing the initial curing process. Thereby, it becomes possible to
20 fabricate high-speed semiconductor devices and integrated circuits with improved yield of production.

CLAIMS

5

1. A method of fabricating a semiconductor device, comprising the steps of:

forming a first insulation film on a substrate by a spin-on process;

10

applying a curing process to said first insulation film at a temperature of 380 - 500°C over a duration of 5 - 180 seconds; and

forming a second insulation film on said first insulation film by a spin-on process.

15

2. A method as claimed in claim 1, wherein
20 said first insulation film comprises an organic material having a specific dielectric constant of 3.0 or less.

25

3. A method as claimed in claim 1, wherein
said first insulation film comprises an organic
material of aromatic group.

30

4. A method as claimed in claim 1, wherein
said first insulation film is formed of a spin-on
film selected from the group consisting of an SiNCH
film, an SiOCH film, an organic SOG film, and an HSQ
5 film.

10 5. A method as claimed in claim 1, wherein
said second insulation film comprises an organic
material having a specific dielectric constant of 3.0
or less.

15

6. A method as claimed in claim 1, wherein
said second insulation film comprises an organic
20 material of aromatic group.

25 7. A method as claimed in claim 1, wherein
said second insulation film is formed of a spin-on
film selected from the group consisting of an SiNCH
film, an SiOCH film, an organic SOG film, and an HSQ
film.

30

8. A method as claimed in claim 1, wherein said curing process is conducted at a temperature between 380 - 500°C over a duration of 10 - 150 seconds.

5

9. A method as claimed in claim 1, wherein
10 said curing process is conducted at a temperature between 400 - 470°C over a duration of 10 - 150 seconds.

15

10. A method as claimed in claim 1, wherein said curing process is conducted such that there is formed an intermixing layer between said first and
20 second insulation films.

25 11. A method of fabricating a semiconductor device, comprising the steps of:

forming a first insulation film on a substrate by a spin-on process;

30 applying a curing process to said first insulation film at a temperature of 380 - 500°C over a duration of 5 - 180 seconds;

forming a second insulation film on said first insulation film by a spin-on process;

- 27 -

patterning said second insulation film to form an opening therein; and

etching said first insulation film while using said second insulation film as a mask.

5

12. A method as claimed in claim 11,
10 wherein said first insulation film comprises an organic material having a specific dielectric constant of 3.0 or less.

15

13. A method as claimed in claim 11,
wherein said first insulation film comprises an organic material of aromatic group.

20

14. A method as claimed in claim 11,
25 wherein said first insulation film is formed of a spin-on film selected from the group consisting of an SiNCH film, an SiOCH film, an organic SOG film, and an HSQ film.

30

15. A method as claimed in claim 11,

- 28 -

wherein said second insulation film comprises an organic material having a specific dielectric constant of 3.0 or less.

5

16. A method as claimed in claim 11,
wherein said second insulation film comprises an
10 organic material of aromatic group.

15 17. A method as claimed in claim 11,
wherein said second insulation film is formed of a
spin-on film selected from the group consisting of an
SiNCH film, an SiOCH film, an organic SOG film, and
an HSQ film.

20

18. A method as claimed in claim 11,
25 wherein said curing process is conducted at a
temperature between 380 - 500°C over a duration of 10
- 150 seconds.

30

19. A method as claimed in claim 11,
wherein said curing process is conducted at a

- 29 -

temperature between 400 - 470°C over a duration of 10
- 150 seconds.

5

20. A method as claimed in claim 11,
wherein said curing process is conducted such that
there is formed an intermixing layer between said
10 first and second insulation films.

15

FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 1E






FIG. 1F




2/6

FIG. 2




3/6

FIG. 3A



Primary Bake

FIG. 3B



Primary Cure

FIG. 3C






FIG. 3D



Secondary Bake

FIG. 3E



Secondary Cure

FIG. 3F






FIG. 4A



Primary Bake

FIG. 4B



Primary Cure

FIG. 4C






FIG. 4D



Secondary Bake

FIG. 4E



Secondary Cure

FIG. 4F





FIG. 4G



5/6

FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D




FIG. 5E





FIG. 5F



6/6

FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D





FIG. 6E



INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP01/05578

A. CLASSIFICATION OF SUBJECT MATTER

Int.Cl⁷ H01L21/312,21/768

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int.Cl⁷ H01L21/312,21/316,21/768

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
 Japanese Utility Model Gazette 1926-1996, Japanese Publication of Unexamined Utility Model Applications 1971-2001, Japanese Registered Utility Model Gazette 1994-2001, Japanese Gazette Containing the Utility Model 1996-2001

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 10-064995 A (SONY CORPORATION), 6 MARCH, 1998 (06.03.98), PARAGRAPH 0017-0018 (Family:none)	1-3,8,9, 11-14,18,19
EA	JP 2001-044189 A (SONY CORPORATION), 16 FEBRUARY, 2001 (16.02.01), PARAGRAPH 0034-0049 (Family:none)	1-9,11-19
EA	JP 2000-294633 A (SONY CORPORATION), 20 OCTOBER, 2000 (20.10.00), PARAGRAPH 0042-0048 (Family:none)	1-9,11-19
EA	JP 2001-044191 A (SONY CORPORATION), 16 FEBRUARY, 2001 (16.02.01), PARAGRAPH 0017-0018 (Family:none)	1-9,11-19
A	JP 2000-021873 A (FUJITSU LIMITED), 21 JANUARY, 2000 (21.01.00), PARAGRAPH 0025-0032 (Family:none)	1,8,9, 11,18,19

☐ Further documents are listed in the continuation of Box C.☐ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

21.09.01

Date of mailing of the international search report

02.10.01

Name and mailing address of the ISA/JP

Japan Patent Office

3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan

Authorized officer

RYU IKEFUCHI

Telephone No. +81-3-3581-1101 Ext. 3469



4R 8831

PCT REQUEST

EL01017PCT


Original (for SUBMISSION) - printed on 27.06.2001 01:59:57 PM

0	For receiving Office use only	
0-1	International Application No.	
0-2	International Filing Date	
0-3	Name of receiving Office and "PCT International Application"	
0-4	Form - PCT/RO/101 PCT Request	
0-4-1	Prepared using	PCT-EASY Version 2.91 (updated 01.01.2001)
0-5	Petition The undersigned requests that the present international application be processed according to the Patent Cooperation Treaty	
0-6	Receiving Office (specified by the applicant)	Japanese Patent Office (RO/JP)
0-7	Applicant's or agent's file reference	EL01017PCT
I	Title of invention	FABRICATION PROCESS OF A SEMICONDUCTOR DEVICE
II	Applicant	
II-1	This person is:	applicant only
II-2	Applicant for	all designated States except US
II-4	Name	TOKYO ELECTRON LIMITED
II-5	Address:	3-6, Akasaka 5-Chome, Minato-Ku, Tokyo 107-8481 Japan
II-6	State of nationality	JP
II-7	State of residence	JP
III-1	Applicant and/or inventor	
III-1-1	This person is:	applicant and inventor
III-1-2	Applicant for	US only
III-1-4	Name (LAST, First)	MAEKAWA, Kaoru
III-1-5	Address:	c/o TOKYO ELECTRON LIMITED, 650, Mitsuzawa, Hosaka-Cho, Nirasaki-Shi, Yamanashi 407-0192 Japan
III-1-6	State of nationality	JP
III-1-7	State of residence	JP

III-2	Applicant and/or inventor	
III-2-1	This person is:	applicant and inventor
III-2-2	Applicant for	US only
III-2-4	Name (LAST, First)	HOSHINO, Satohiko
III-2-5	Address:	c/o TOKYO ELECTRON LIMITED, 650, Mitsuzawa, Hosaka-Cho, Nirasaki-Shi, Yamanashi 407-0192 Japan
III-2-6	State of nationality	JP
III-2-7	State of residence	JP
III-3	Applicant and/or inventor	
III-3-1	This person is:	applicant and inventor
III-3-2	Applicant for	US only
III-3-4	Name (LAST, First)	SUGIURA, Masahito
III-3-5	Address:	c/o TOKYO ELECTRON LIMITED, 650, Mitsuzawa, Hosaka-Cho, Nirasaki-Shi, Yamanashi 407-0192 Japan
III-3-6	State of nationality	JP
III-3-7	State of residence	JP
III-4	Applicant and/or inventor	
III-4-1	This person is:	applicant and inventor
III-4-2	Applicant for	US only
III-4-4	Name (LAST, First)	ALLEGRETTI, Federica
III-4-5	Address:	c/o TOKYO ELECTRON EUROPE LIMITED, Premiere House, Betts Way, London Road, Crawley, ^a [Sussex RH10 2GB] West Sussex RH10 2GB United Kingdom
III-4-6	State of nationality	IT
III-4-7	State of residence	GB
IV-1	Agent or common representative; or address for correspondence	
	The person identified below is hereby/has been appointed to act on behalf of the applicant(s) before the competent International Authorities as:	agent
IV-1-1	Name (LAST, First)	ITOH, Tadahiko
IV-1-2	Address:	32nd Floor, Yebisu Garden Place Tower, 20-3, Ebisu 4-chome, Shibuya-ku, Tokyo 150-6032 Japan
IV-1-3	Telephone No.	03-5424-2511
IV-1-4	Facsimile No.	03-5424-2525

V	Designation of States	
V-1	Regional Patent (other kinds of protection or treatment, if any, are specified between parentheses after the designation(s) concerned)	<p>AP: GH GM KE LS MW MZ SD SL SZ TZ UG ZW and any other State which is a Contracting State of the Harare Protocol and of the PCT</p> <p>EA: AM AZ BY KG KZ MD RU TJ TM and any other State which is a Contracting State of the Eurasian Patent Convention and of the PCT</p> <p>EP: AT BE CH&LI CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR and any other State which is a Contracting State of the European Patent Convention and of the PCT</p> <p>OA: BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG and any other State which is a member State of OAPI and a Contracting State of the PCT</p>
V-2	National Patent (other kinds of protection or treatment, if any, are specified between parentheses after the designation(s) concerned)	<p>AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH&LI CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW</p>
V-3	National Patent (States which have become party to the PCT after the issuance of this version of EASY)	<p>CO</p> <p>EC</p>
V-5	Precautionary Designation Statement In addition to the designations made under items V-1, V-2 and V-3, the applicant also makes under Rule 4.9(b) all designations which would be permitted under the PCT except any designation(s) of the State(s) indicated under item V-6 below. The applicant declares that those additional designations are subject to confirmation and that any designation which is not confirmed before the expiration of 15 months from the priority date is to be regarded as withdrawn by the applicant at the expiration of that time limit.	
V-6	Exclusion(s) from precautionary designations	NONE
VI-1	Priority claim of earlier national application	
VI-1-1	Filing date	30 June 2000 (30.06.2000)
VI-1-2	Number	Patent Application 2000-199736
VI-1-3	Country	JP
VII-1	International Searching Authority Chosen	Japanese Patent Office (JPO) (ISA/JP)

Original (for SUBMISSION) - printed on 27.06.2001 01:59:57 PM

VIII	Check list	number of sheets	electronic file(s) attached
VIII-1	Request	5	-
VIII-2	Description	23	-
VIII-3	Claims	6	-
VIII-4	Abstract	1	EZABST00.TXT
VIII-5	Drawings	6	-
VIII-7	TOTAL	41	
	Accompanying items	paper document(s) attached	electronic file(s) attached
VIII-8	Fee calculation sheet	✓	-
VIII-9	Separate signed power of attorney	✓	-
VIII-10	Copy of general power of attorney	✓	-
VIII-12	Priority document(s)	Item(s) VI-1	-
VIII-16	PCT-EASY diskette	-	diskette
VIII-17	Other (specified):	Revenue stamps of transmittal and search fee for receiving office	-
VIII-17	Other (specified):	Submission of certificate of payment for international fee	-
VIII-18	Figure of the drawings which should accompany the abstract		
VIII-19	Language of filing of the international application	English	
IX-1	Signature of applicant or agent		
IX-1-1	Name (LAST, First)		
		ITOH, Tadahiko	

FOR RECEIVING OFFICE USE ONLY

10-1	Date of actual receipt of the purported international application	
10-2	Drawings:	
10-2-1	Received	
10-2-2	Not received	
10-3	Corrected date of actual receipt due to later but timely received papers or drawings completing the purported international application	
10-4	Date of timely receipt of the required corrections under PCT Article 11(2)	
10-5	International Searching Authority	ISA/JP
10-6	Transmittal of search copy delayed until search fee is paid	

PCT REQUEST

5/5

EL01017PCT

Original (for SUBMISSION) - printed on 27.06.2001 01:59:57 PM

FOR INTERNATIONAL BUREAU USE ONLY

11-1	Date of receipt of the record copy by the International Bureau	
------	---	--

PCT

INTERNATIONAL SEARCH REPORT

(PCT Article 18 and Rules 43 and 44)

Applicant's or agent's file reference EL01017PCT	FOR FURTHER ACTION	see Notification of Transmittal of International Search Report (Form PCT/ISA/220) as well as, where applicable, item 5 below.
International application No. PCT/JP01/05578	International filing date (day/month/year) 28.06.01	(Earliest) Priority Date (day/month/year) 30.06.00
Applicant TOKYO ELECTRON LIMITED		

This international search report has been prepared by this International Searching Authority and is transmitted to the applicant according to Article 18. A copy is being transmitted to the International Bureau.

This international search report consists of a total of 2 sheets.

☐ It is also accompanied by a copy of each prior art document cited in this report.

1. Basis of the report

- a. With regard to the language, the international search was carried out on the basis of the international application in the language in which it was filed, unless otherwise indicated under this item.

☐ the international search was carried out on the basis of a translation of the international application furnished to this Authority (Rule 23.1(b)).

- b. With regard to any nucleotide and/or amino acid sequence disclosed in the international application, the international search was carried out on the basis of the sequence listing:

☐ contained in the international application in written form.

☐ filed together with the international application in computer readable form.

☐ furnished subsequently to this Authority in written form.

☐ furnished subsequently to this Authority in computer readable form.

☐ the statement that the subsequently furnished written sequence listing does not go beyond the disclosure in the international application as filed has been furnished.

☐ the statement that the information recorded in computer readable form is identical to the written sequence listing has been furnished.

2. ☐ Certain claims were found unsearchable (See Box I).

3. ☐ Unity of invention is lacking (See Box II).

4. With regard to the title,

☒ the text is approved as submitted by the applicant.

☐ the text has been established by this Authority to read as follows:

5. With regard to the abstract,

☒ the text is approved as submitted by the applicant.

☐ the text has been established, according to Rule 38.2(b), by this Authority as it appears in Box III. The applicant may, within one month from the date of mailing of this international search report, submit comments to this Authority.

6. The figure of the drawings to be published with the abstract is Figure No. 4 B - 4 D

☐ as suggested by the applicant.

☐ None of the figures.

☒ because the applicant failed to suggest a figure.

☐ because this figure better characterizes the invention.

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP01/05578

A. CLASSIFICATION OF SUBJECT MATTER

Int.Cl⁷ H01L21/312, 21/768

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int.Cl⁷ H01L21/312, 21/316, 21/768

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
 Japanese Utility Model Gazette 1926-1996, Japanese Publication of Unexamined Utility Model Applications 1971-2001, Japanese Registered Utility Model Gazette 1994-2001, Japanese Gazette Containing the Utility Model 1996-2001

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 10-064995 A (SONY CORPORATION), 6 MARCH, 1998 (06.03.98), PARAGRAPH 0017-0018 (Family:none)	1-3, 8, 9, 11-14, 18, 19
EA	JP 2001-044189 A (SONY CORPORATION), 16 FEBRUARY, 2001 (16.02.01), PARAGRAPH 0034-0049 (Family:none)	1-9, 11-19
EA	JP 2000-294633 A (SONY CORPORATION), 20 OCTOBER, 2000 (20.10.00), PARAGRAPH 0042-0048 (Family:none)	1-9, 11-19
EA	JP 2001-044191 A (SONY CORPORATION), 16 FEBRUARY, 2001 (16.02.01), PARAGRAPH 0017-0018 (Family:none)	1-9, 11-19
A	JP 2000-021873 A (FUJITSU LIMITED), 21 JANUARY, 2000 (21.01.00), PARAGRAPH 0025-0032 (Family:none)	1, 8, 9, 11, 18, 19



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance
 "E" earlier application or patent but published on or after the international filing date
 "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
 "O" document referring to an oral disclosure, use, exhibition or other means
 "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

21.09.01

Date of mailing of the international search report

02.10.01

Name and mailing address of the ISA/JP


Japan Patent Office

3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan

Authorized officer

RYU IKEFUCHI

Telephone No. +81-3-3581-1101 Ext. 3469



8831

A. CLASSIFICATION OF SUBJECT MATTER

Int.Cl⁷ H01L21/312, 21/768

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int.Cl⁷ H01L21/312, 21/316, 21/768

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
 Japanese Utility Model Gazette 1926-1996, Japanese Publication of Unexamined Utility Model Applications 1971-2001, Japanese Registered Utility Model Gazette 1994-2001, Japanese Gazette Containing the Utility Model 1996-2001

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 10-064995 A (SONY CORPORATION), 6 MARCH, 1998 (06.03.98), PARAGRAPH 0017-0018 (Family:none)	1-3, 8, 9, 11-14, 18, 19
EA	JP 2001-044189 A (SONY CORPORATION), 16 FEBRUARY, 2001 (16.02.01), PARAGRAPH 0034-0049 (Family:none)	1-9, 11-19
EA	JP 2000-294633 A (SONY CORPORATION), 20 OCTOBER, 2000 (20.10.00), PARAGRAPH 0042-0048 (Family:none)	1-9, 11-19
EA	JP 2001-044191 A (SONY CORPORATION), 16 FEBRUARY, 2001 (16.02.01), PARAGRAPH 0017-0018 (Family:none)	1-9, 11-19
A	JP 2000-021873 A (FUJITSU LIMITED), 21 JANUARY, 2000 (21.01.00), PARAGRAPH 0025-0032 (Family:none)	1, 8, 9, 11, 18, 19

☐ Further documents are listed in the continuation of Box C.
 ☐ See patent family annex.

* Special categories of cited documents:	
"A" document defining the general state of the art which is not considered to be of particular relevance	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier application or patent but published on or after the international filing date	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O" document referring to an oral disclosure, use, exhibition or other means	"&" document member of the same patent family
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search 21.09.01	Date of mailing of the international search report 02.10.01
Name and mailing address of the ISA/JP Japan Patent Office. 3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan	Authorized officer RYU IKEFUCHI Telephone No. +81-3-3581-1101 Ext. 3469



4R 8831